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Smart card and Radio Frequency Identification (RFID) becomes popular 
research topic in recent years because of the wide range of applications. Different 
kinds of smart card and RFID systems, such as Philips Mifare card, microwave tag 
[Ryo2004] and organic tag [Can.2006], have been developed and applied to 
commercial applications. The smart card / RFID operating at 13.561VIHz is one of the 
de-facto standard. Compact and low-cost transponder chips enable various secure 
authentication applications, such as Supply Chain Management and access control. 
The major issues of smart card / RFID design are low cost and low power 
consumption. The transponder chip presented here can meet these criterions. 
Adiabatic logic is an approach to low power digital circuits that differs 
fundamentally from other practical low power techniques. The logic makes use of 
adiabatic switching technique to reduce power dissipation when charging or 
discharging the load capacitance. Adiabatic circuits are usually energized by an AC 
or clocked power supply, so that signal energy is recovered rather than dissipated as 
heat, by recycling signal charges back to the supply. The use of AC supply has two 
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drawbacks: latency introduced by the evaluate-hold phase scheme, and extra noise 
generated from the AC supply. Therefore, adiabatic logic is only suitable for low 
power applications, operating at low speed. We employ the Adiabatic-Quasi-Static 
CMOS (AQS-CMOS) logic in our design, which requires a two-phase AC power 
supply. With the newly developed flip-flops, both combinational and sequential logic 
circuits can be implemented with the AQS-CMOS logic. 
A novel RFID tag, which stores an unique ID code for use in secure 
authentication applications, is developed with the AQS-CMOS logic,. The tag 
operates at l3.56MHz carrier frequency with a data rate of 200Kbps. The 
AC-powered AQS-CMOS logic allows the tag directly powered by the RF carrier 
without needing the full wave rectifier and regulator circuits for AC-to-DC 
conversion. This new architecture reduces chip size and power consumption of the 
RFID tag. A 64-bits RFID tag test chip is being fabricated with a 0.35 micron 
standard CMOS process. The test chip size is only 0.23mm-sq. and the logic core 
only consumes 20uW. 
Moreover, an adiabatic smart card supporting half-duplex communication is 
developed, based on the same system architecture. The additional receiver front-end 
circuits, including the ASK demodulator and the clock recovery circuit, are designed 
and verified with a test chip in the same CMOS process. 
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1. Introduction 
1.1. Low Power Design 
Due to the rapid growth of portable electronics, reducing power consumption 
becomes a key design issue in the field of integrated circuit. Complementary 
metal-oxide-semiconductor (CMOS) has prevailed as the technology of choice for 
implement low power digital circuits. With the increasing complexity of digital 
integrated circuits, the power consumption is a major design challenge for current 
and future technologies. Switching power is the main power consumption in CMOS 
digital circuits and proportional to the square of supply voltage. Thus, reducing 
supply voltage is one of main strategies to low power design. 
Adiabatic logic was proposed to be a novel approach for low power digital 
circuits. The adiabatic switching principle utilizes a clocked AC power supply to 
slowly charge the node capacitances, and then recover the energy associated with 
that charge, instead of dissipated as heat. Adiabatic Quasi-Static CMOS 
(AQS-CMOS) logic is one of the proposed adiabatic logic. 
Our investigations found that AQS-CMOS logic can be applied to 13.56MHz 
smart card / RFID applications. The main advantage of applying adiabatic logic to 
smart card / RFID is the elimination of the full wave rectifier and regulator circuits. 
In the following subsections, a review of power consumption in convention 
CMOS logic is given. Then the operating principle and architecture of conventional 
smart card / RFID are introduced. 
The Chinese University o f Hong Kong ~ “ ‘ ^ 
Department o f Electronic Engineering 
Adiabatic Smart Card / RFID 
1.2. Power Consumption in Conventional CMOS Logic 
The average power consumption of conventional CMOS digital circuits can be 
expressed as the sum of three main components, the dynamic (switching) power 
consumption, the short-circuit power consumption and the leakage power 
consumption. 
1.2.1. Dynamic Power 
In CMOS digital circuits, power is dissipated when energy is drawn from the 
power supply to charge up the output node capacitance. A precise measure of this 
energy consumption can be derived. Assuming that the input waveform has zero rise 
and fall times, the PMOS and NMOS devices are never on simultaneously. During 
the charge-up phase, the output node voltage typically makes a full transition from 0 
to . The amount of energy ，taken from the supply during the transition, as 
well as the energy E � , stored on the load capacitor at the end of the transition, can 
be derived by integrated the instantaneous power over the period of interest: 
M) fK> DV LVI)D , / I I � 
E 腦 = [ ‘ M ) � A = VD,) B 丨 FDT=C丨 V丨)丨)I DK…丨=C丨 V丨)丨(1.1) 
and 
This means that only half of the energy from the power supply is stored on C,. The 
other half has been dissipated as heat in the conducting PMOS transistors. Notice 
that this energy dissipation is independent of the size (and hence the resistance) of 
the PMOS transistors. There is no energy drawn from the power supply during the 
discharge phase, yet the energy stored in the output capacitance during charge-up is 
dissipated as heat in the conducting NMOS transistors, as the output voltage drops 
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Fig. 1.1 A generic CMOS logic gate 
To illustrate the dynamic power dissipation during switching, consider a generic 
CMOS logic gate in Fig. 1.1. A CMOS logic gate comprises of a NMOS tree and a 
PMOS tree and a load capacitance connected at the output node. The average power 
dissipation of a CMOS logic gate, driven by an input signal with a period of r , can 
be calculated from the energy required to charge up the output capacitance to V,),) 
and discharge the output to ground level. 
Solving Eq. (1.3) yields the well-known expression for the average dynamic power 
consumption in CMOS logic circuits. 
Pwg_ynamic “ ^ DD = ^L . . fdk ^ ^  .4) 
The analysis presented is based on the assumption that the output node of gate 
undergoes one logic transition in each clock cycle. However, the node transition rate 
can be slower than the clock rate, depending on the circuit topology, logic style, and 
the input signal statistics. To better present this behavior, the average dynamic power 
consumption includes (node transition factor), which is the effective number of 
logic transitions experienced per clock cycle. 
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、 - 一 = 仅 7 , . C , 人 2 . “ （ 1 . 5 ) 
The dynamic power expressions of Eq. (1.4) and (1.5) are derived by taking into 
account of the voltage transitions at the output load capacitance C , . In complex 
CMOS logic gates, however, most of the internal circuit nodes also make voltage 
transitions during switching. Since there is a parasitic capacitance associated with 
each internal node, these internal transitions contribute to the overall power 
dissipation of the circuits. In fact, the internal nodes may undergo several transitions 
while the output voltage remains unchanged. Thus, the overall dynamic power 
consumption may be underestimated if the internal node voltage transitions are not 
considered. 
1.2.2. Short-Circuit Power 
The dynamic power dissipation examined above is purely due to the energy 
required to charge up the load capacitance. Actually, a CMOS logic gate is driven 
with input voltage waveforms with finite rise and fall times, both PMOS and NMOS 
transistors may conduct simultaneously for a short time during switching, forming a 
direct current path between the power supply and the ground. This current 
component is called short-circuit current, which passes through both PMOS and 
NMOS transistors to the ground, but does not contribute to the charging of the load 
capacitances, as illustrated with a CMOS inverter in Fig. 1.2. The NMOS transistor 
of the inverter starts conducting when the rising input voltage exceeds the threshold 
voltage V, ,� . The PMOS transistor remains on until the input reaches the voltage 
level (�/)/) 一|厂7,’/J). As the output capacitance is discharged through the NMOS 
transistor, the output voltage starts to drop and this result in a non-zero 
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drain-to-source voltage on the PMOS transistor allowing it to conduct current. Thus, 
there is a short period during which both transistors are on and conduct current. The 
short-circuit current is terminated when the input voltage transition is completed and 
the PMOS transistor is turned off. A similar event happens during the falling input 
transition. The short-circuit current can be reduced by making the output voltage 
transition time larger or by making the input voltage rise and fall times smaller. 
When dealing with the short-circuit current, other performance parameters such as 
propagation delay and noise margin should also be considered. 
VDD 
in=0 P L| out 
Input signal with finite ~ __ ^^ CL 
rise and fall time 
A： /In 
5.0 細 
E ： I 7 ： ~ ~ ~ ! ， 广 
-1.0 • • • I I • . ' . . . . , -—^ I , 
180U »： /supply current 
H 劃 u [ I I I I 
- 20 .0U . . . I . , . . . 入 . , 
•l30u /chorging or discharging current at the load 
< 0.00 ： ‘ r 1 — ^ ~ 
^ I I 
- 200U — — 1 … . . • , I I 
180U / sho r t - c i r cu i t current 
三 隱 i 1 丨 丨 I 
- 20 .0U 丨丨II. I " … … . I “ � < . . . 0 , 
0.0 200n 400n . 600n _ n 1 
t ime ( s ) • 
Fig. 1.2 Short-circuit current in a CMOS inverter with finite rise and fall time 
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1.2.3. Leakage Power 
Ideally, static CMOS logic does not have static current, as the PMOS and 
NMOS devices are never on simultaneously in steady-state operation. There is, 
unfortunately, a leakage current flowing through the reverse biased diode junctions 
of the transistors. Fig. 1.3 illustrates the reverse diode leakage current in a CMOS 
inverter with a high input voltage, where the NMOS transistor is turned on and the 
output node is discharged to the ground. Although the PMOS transistor is off, there is 
a reverse potential difference of F卯 between its drain and the n-well (bulk), 
causing a reverse leakage current through the drain junction. Meanwhile, the n-well 
region of the PMOS transistor is also reverse biased with respect to the p-substrate. 
Therefore, another reverse leakage current exists at the n-well junction. 
A similar situation can be observed when the input voltage is zero, as shown in 
Fig. 1.4, the PMOS transistor turns on and the output voltage is charged to V汉).The 
reverse potential between the NMOS drain region and the p-substrate causes a 
reverse leakage current drawn from the power supply, through the PMOS transistor. 
An emerging source of leakage current is the subthreshold current of the 
transistors. A transistor can experience a drain-source current, even when V(;�’ is 
smaller than the threshold voltage. The closer the threshold voltage is to zero volt, 
the larger the leakage current at VQ^ = OV and the larger the leakage power 
consumption. The subthreshold leakage current in a CMOS inverter with a logic high 
input is depicted in Fig. 1.5. To offset this effect, the threshold voltage of the device 
has generally been kept high enough. But this approach is being challenged by the 
reduction in supply voltages that typically goes with deep submicron technology 
scaling. 
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Fig. 1.3 Reverse leakage current paths in a CMOS inverter with a logic high input 
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Fig. 1.4 Reverse leakage current paths in a CMOS inverter with a logic low input 
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Fig. 1.5 Subthreshold leakage current path in a CMOS inverter with a logic high 
input 
1.2.4. Static Power 
In addition to the three major source of power consumption already discussed, 
some circuits may also consume static power. One example is pseudo-NMOS logic 
circuit, which utilizes a PMOS transistor as the pull-up device. Fig. 1.6 shows a 
pseudo-NMOS NAND gate with logic high inputs. The circuit exhibits a direct 
current path between V卯 and ground, which will contribute the static power 
consumption. 
VDD 
__ I Static current flow 
A=I t — r - C 3 
^ l U 个 C L 
B=1 J 
Fig. 1.6 A pseudo-NMOS inverter with logic high inputs 
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In summary, the total power dissipation in CMOS digital circuits can be 
expressed as the sum of four components, 
= a 丨.C 丨<,。(! . Vi)i) . fcLK + Vd!) {I short-circw! + I leakage + ^ s,a„c ) (1.6) 
where /�如〜腦,denotes the average short-circuit current, I , — denotes the 
reverse leakage current, and / _ � d e n o t e s the DC current component drawn from 
the power supply. The dynamic power consumption, i.e. the first term in Eq. (1.6), is 
the dominating component in most cases. 
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1.3. Smart Card / RFID 
A broad range of smart card / RFID applications are being used in our daily life. 
Starting from the traditional ticketing and supply chain management, the application 
will further extend in the coming years to allow identification of each item of goods 
in retail shops. To facilitate this trend, we need to build smart card/ RFID tags with 
low-cost and small form size. There are different kinds of smart card / RFID 
technologies, in terms of powering (active or passive), communication media 
(contact or contactless), operating frequency and fabrication material (silicon based 
or organic based). Our development focuses on the 13.56MHz contactless, passive, 
silicon based smart card / RFID tag design. 
1.3.1. Applications 
The smart card and RFID tags are quite similar, in term of working principle 
and system architecture. Sometimes, there is no clear boundary to differentiate them. 
In general, smart card has more processing power and complexity than the RFID. To 
give an example, an ISO 14443 standard compliant smart card [1S014443] supports 
both Read and Write operations, and usually contains a microcontroller, an 
encryption engine and a programmable EEPROM. Such high functionality smart 
card enables secure tolling systems and access control applications, protecting the 
private information inside the tag from theft or counterfeit. Smart card is taking up 
the role of conventional magnetic-strip cards in financial and tolling applications, 
where fast and secure transactions are required. 
The simple and small size RFID tags are suitable for cost-sensitive applications, 
such as animal identification, logistics, medical inspection and supply chain 
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management applications. A major application of RFID is for item-level 
identification in supply chain management [Ryo2004]. Attaching the RFID tag on 
each product and detecting the individual product unique ID code number which is 
linked to a computer database, an automatic identification and product tracking such 
as "when", "where" and "what" can be realized from product fabrication phase to . 
market environments. Thus it really introduces an innovation of the product lifecycle 
management. 
Some ultra low-cost RFID tags usually have Read-only operation [Ryo2004], 
which send a unique ID code stored in an internal ROM when activated by a field. 
Besides open systems requiring RFID chips which are ISO compatible, there are 
some users require proprietary RFID solutions for closed system applications. 
1.3.2. Operating Principle 
The smart card and RFID tags discussed in this work make use of the same 
operating principle. For an example of ISO 14443 standard compliant smart card, the 
contactless smart card operating at 13.56MHz is powered by and communicates with 
the reader via inductive coupling of the reader antenna to the card antenna. The two 
antenna coils effectively form a transformer. An alternating magnetic field is 
produced by sinusoidal current flowing through the reader antenna coil. When the 
card enters the alternating magnetic field, an AC voltage is induced in the card 
antenna coil. The rectifier and power regulator circuits inside the card convert the AC 
to a regulated DC voltage to power the internal circuits. 
The reader amplitude modulates the RF field to send information to the card. 
The card contains a demodulator which converts the amplitude modulated signal to 
digital signal. The card also contains a clock extraction circuit that produces a 
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13.56MHz digital clock for use in the internal circuits. 
The card communicates with the reader by modulating the load (either resistive 
or capacitive) of the card antenna, which in turn modulates the load of the reader 
antenna. ISO 14443 smart card uses a 847.5kHz subcarrier for load modulation, 
which allows the reader to filter the subcarrier frequency off the reader antenna and 
decode the data. 
1.3.3. Conventional Architecture 
• Full Wave Rectifier • Voltage Regulator — 
ASK Demodulator Power-on Reset • 
External ^ 
Antenna Coil u a 
• Clock Recovery — • Base-band 
Circuit 厂 Digital Circuits • 
• Load Modulator • EEPROM • 
Fig. 1.7 System architecture of a conventional smart card 
Fig. 1.7 shows the architecture of a conventional contactless smart card. The full 
wave rectifier and voltage regulator circuits convert the induced AC voltage to a DC 
supply voltage for the internal circuits. The demodulator demodulates the 
amplitude-shift-keying (ASK) signal from the reader. A clock recovery circuit 
generates a system clock from the RF carrier for the digital circuits. The base-band 
digital circuits include a microcontroller, an encryption engine and data storage 
elements, such as ROM and EEPROM. The data from reader is demodulated to 
digital signal and fetched in the base-band digital circuits for processing. The tag 
sends back the processed data to the reader through the load modulator. 
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RFID tag has a similar architecture of the smart card, the only difference is in 
the smaller base-band digital circuits for relatively simple protocol implementation 
compared to a smart card. Considering the Read-only RFID tag shown in Fig. 1.8，it 
further eliminates the demodulator circuit to achieve ultra low-cost and smaller form 
size. When the tag is powered up, the ring oscillator generates a system clock, which 
is used to clock the internal logic circuits. The ROM stores a unique ID code which 
is sent back to the reader by load modulation technique. 
令 Full Wave Recti行er • Voltage Regulator — 
Power-on Reset • 
External Base-band 
Antenna Coil ^ Digital Circuits • 
Clock. Generator 
Fig. 1.8 System Architecture of the conventional Read-only RFID tag 
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2. Adiabatic Logic 
Adiabatic logic is a new low power digital circuit design technique that differs 
fundamentally from other commonly used low power techniques. "Adiabatic" is a 
term used to describe thermodynamics processes that exchange no heat with the 
environment. Main concept of this methodology is to make an adiabatic operation in 
charging and discharging the load capacitance, usually with an AC or a clocked 
power supply (power-clock) with significant long rise and fall times. 
2.1. Adiabatic Switching 
For CMOS logic, the transistor act as a switch and the gate voltage is used to 
control the current flowing through the channel. Recall from Section 1.2, a CMOS 
logic gate consumes ]-C, of energy (i.e. switching energy) to charge or 
discharge a load capacitance. Energy dissipation is caused by the non-zero channel 
resistance of the transistors. 
VDD 
丁 
— r ！ ^ , I I \ I i \ 
C \ Icharge 
in=0 � out 
Z 3 — • • e — r ^ 
H K 少 C L 
Fig. 2.1 Equivalent circuit of charging a load capacitance a CMOS gate by using a 
ramp voltage 
It is interesting to note that slowing down the charge flowing through the 
channel or lowering the voltage across the channel, energy that would otherwise be 
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dissipated in the channel resistance can be conserved for later reuse. This advantage 
can be readily understood by using a ramp voltage as power supply to charge a load 
capacitance that delivers the charge C, • V,),) over a time period T, as one can see 
in Fig. 2.1. The dissipation through the channel resistance R叫 is then: 
f r . v V f R . c 、 
E =P-T = I' R 'T= ')') R 7=叫 人 . C -V ‘ N n 
厂 — 厂 丄 J 八叫 J T 八叫 ^ ^ L ^ DD ( 丄 1 ) 
\ L ) V ^ ； 
Eq. (2.1) shows that it is possible to charge or discharge a capacitance through a 
resistance while dissipating less than ^ C , . of energy when the rise and fall 
times are set much longer than the natural time constant of the node. We refer to this 
as the principle of adiabatic charging [Wil.1994], which means that all charge 
transfer is to occur without generating heat. Fully adiabatic operation is an ideal 
condition that the energy dissipation approaches zero as the process is slowed down. 
Switching circuits that charge and discharge their load capacitances adiabatically 
are said to use adiabatic switching. This type of circuits relies on special power 
supplies that provide accurate clocked power delivery. It is important to note that 
adiabatic logic can be regarded as a low power design approach only if the supply 
can generate and deliver the clocked power efficiently. 
Refer to Fig. 2.1 again, assuming the PMOS transistor conducts in linear region 
when a relatively slow ramp voltage is used to charge up the output capacitance. 
Hence, the resulting equivalent resistance is: 
1 R 叫= — 
引 • K . - V , ) (2 .2) 
p 
and the energy dissipation described in Eq. (2.1) becomes 
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""'.‘". F W\ 
Minimizing Eq. (2.3) with respect to V丨)丨)，we find that the minimum energy 
dissipation can be achieved when V,)!) = IV.,. • Note that low power dissipation can 
be determined only if the signal voltage is significantly greater than the threshold 
voltage of the CMOS devices. On the other hand, when signal voltage is scaled down, 
close to the threshold voltage, the low power advantage of adiabatic logic will 
diminish rapidly. 
Adiabatic logic circuits consume low power with a tradeoff in the operation 
speed. Generally adiabatic logic circuits can operate with power-clock frequency up 
to 150MHz and the adiabatic logic circuits still outperform the conventional CMOS 
circuits in term of power consumption [Voj.1997, Wil.2000]. Therefore, adiabatic 
logic circuits are most likely suitable for applications where speed is not a critical 
problem. 
2.2. Energy Recovery 
For CMOS logic, the charge at the load capacitance is discharged to the ground 
and the signal energy associated with the charge is dissipated as heat. Instead, 
adiabatic logic can conserve this energy by recycling the charge back to the AC or 
clocked power supply during the discharge phase [Wil.1994]. In adiabatic logic 
circuits, the power supply is usually implemented with a resonant circuit that can 
recycle the charge stored in the load capacitance and reuse it in the next cycle. Fig. 
2.2 shows the energy (charge) recovery process occurring in an AQS-CMOS inverter 
during the discharge phase. The accumulative energy loss, as shown in the bottom 
curve, is calculated by integrating the product of voltage and current delivered from 
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the power-clock. The energy loss has an oscillating behavior, because part of the 
energy supplied to the circuit is given back to the power-clock during the recovery 
phase. 
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Fig. 2.2 Energy (charge) recovery process occurring in an AQS-CMOS inverter 
Note that the AC power supply in our smart card / RFID applications is 
generated from the center-tapped antenna coil, from which the power is obtained 
from the reader coil by magnetic coupling. Energy (charge) recovery technique 
works as well in such transformer-like supply. 
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2.3. Adiabatic Quasi-Static CMOS Logic 
Many adiabatic logic families, such as PAL [Voj.1997], 2N2P [Alioto2000] and 
ECRL [Yongl996], have been proposed in the past decade. Most of them require 
multi-phase clocking schemes with complex timing criteria and the output is 
dynamic in nature which makes it not compatible with conventional CMOS logic. 
Additional interface circuits are required to convert static input into adiabatic signals 
and vice versa. 
Adiabatic Quasi-Static CMOS logic has several advantages over other adiabatic 
logic families: 
1. It has a less complex clocking scheme with a two-phase power-clock, while 
some other adiabatic logic needs a more complex clocking scheme, such as 
four-phase clock. 
2. The circuit topology is very similar to conventional CMOS logic. Many circuit 
techniques developed in CMOS logic can be applied to AQS-CMOS logic. 
3. The logic output is quasi-static and compatible with conventional CMOS logic, 
no extra interface circuit is required. 
2.3.1. Logic Structure 
Consider the generic AQS-CMOS logic gate shown in Fig. 2.3. A load 
capacitance C , , representing the input capacitance of next logic stage and parasitic 
capacitances, is connected to the power-clock through a charging path and a 
discharging path. The charging path is composed of a diode and a PMOS tree, while 
the discharging path is formed by a diode and a NMOS tree. The diodes act as 
current direction barriers and are implemented by n-well diode in standard CMOS 
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process. The PMOS and NMOS logic functions are the same as conventional CMOS 
logic. 
A A A A 
pwr_clk 丁 
— inl、 ‘ 





… M o s 丰 a 
Tree 
Fig. 2.3 A generic AQS-CMOS logic gate 
Being a complementary logic, while the PMOS tree conducts, the NMOS tree 
cut off. In this case, along the rising edge of the power-clock, once the power-clock 
reaches the threshold voltage of the diode ( D l ) in the charging path, the diode 
conducts and the load capacitance is adiabatically charged. Note that the output is 
charged to the peak voltage of the power-clock minus the forward voltage of the 
diode and this is not a fully adiabatic process because the diode actually consumes 
power when conducting current. The charge at the load is kept from discharge, being 
quasi-static, because of reverse biased diode (Z)l) in the charging path at the falling 
edge of the power-clock and the non-conducting NMOS tree as long as the input 
holds its state. 
While the input is switched, the PMOS tree is off and the NMOS tree conducts. 
As the diode (Z)2) in the discharging path is forward biased at the falling edge of the 
power-clock, the charge at the load is discharged and recovered back to the supply, 
along the discharging path. However, when the output voltage falls below the 
forward bias voltage of the diode {D2\ the diode becomes off and the residual 
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energy stored on the output capacitance cannot be recovered. Hence, this causes 
additional energy dissipation of the adiabatic circuits. 
For a clear illustration with an AQS-CMOS inverter, Fig. 2.4 shows the 
simulated timing of both power clock and I/O signals. Note that there are ripples at 
the output because of non-ideal property (reverse leakage) of the n-well diode and 
any parasitic capacitance between the output node and power-clock. Although the 
ripples add extra noise to the logic, it will not cause any problem as long as the peak 
noise voltage is lower than the threshold voltage of the logic gate. 
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Fig. 2.4 An AQS-CMOS inverter and simulated timing of both power clock and I/O 
signals 
2.3.2. Clocking Scheme 
AQS-CMOS requires a two-phase clocking scheme. The two power-clocks are 
180 degree out of phase of each other. Normally cascaded gates use alternative phase 
of the power-clock to prevent signal racing. Fig. 2.5 illustrates this case by two 
cascaded NOT gates energized by the two power-clocks respectively. The first gate 
evaluates with a logic low input to give a logic high output, by charging up its output 
capacitance at the rising edge of the power-clock {pwr_clk\). Meanwhile the 
second gate senses the logic high output evaluated by the first gate as its input, and 
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its associated power-clock ( p w r _ clkl) is in falling edge, so it discharges its output 
and gives a logic low output. The two gates have simultaneous logic transitions with 
respect to the rising or falling edges of the power-clock. And all logic transitions are 
synchronized to the rising or falling edges of the power-clock supply. 
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Fig. 2.5 Two cascaded AQS-CMOS NOT gates energized by alternative 
power-clocks and simulated timing of the I/O signals 
If cascaded gates are powered by the same power-clock, this will introduce a 
latency of half power-clock cycle to each cascaded stage. Fig. 2.6 illustrates this 
phenomenon by looking at the outputs of three cascaded AQS-CMOS NOT gates 
energized with the same power-clock. Opposite logic transitions cannot happen 
simultaneously at the rising or falling edges of the power-clock. When the first gate 
has a low-to-high logic transition at rising edge of the power-clock, then the second 
gate starts the consequent high-to-low logic transition only at the succeeding falling 
edge of the power-clock. Therefore, the output of the second inverter has half 
power-clock cycle delay, while the third has one cycle delay at output. This technique 
provides a method to generate accurate time delay, which is referenced to the 
power-clock and independent of process variations. We will utilize this unique 
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property for the precise system clock generation by a specially designed ring 
oscillator, which will be discussed in later section. 
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Fig. 2.6 Two cascaded AQS-CMOS NOT gates energized by the same power-clocks 
and simulated timing of the I/O signals 
2.3.3. Flip-flop 
Flip-flop, with its ability of storing state, plays a key role in sequential logic 
circuits. For example, the control logic for a ROM is sequential logic, so flip-flop 
based on AQS-CMOS logic technique has to be developed. The AQS-CMOS logic 
with quasi-static output, which can hold the logic state of an internal node, is more 
easier to implement flip-flop operation than other dynamic adiabatic logics. Two 
types of flip-flop based on AQS-CMOS logic are developed. The flip-flops inherit 
the characteristics of two-phase power-clock supply and energy recovery. Thus, 
AQS-CMOS logic proposed here enables a simple and straightforward 
implementation of both combinational and sequential logics, which is unavailable in 
other adiabatic logics. 
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Fig. 2.7 Schematic diagram of an active-low evaluation latch based on AQS-CMOS 
logic and simulated timing of the 1/0 signals 
The first flip-flop is derived from a conventional tri-state inverter based latch in 
master-slave configuration. Fig. 2.7 shows a basic active-low evaluation latch 
implemented in AQS-CMOS logic and its simulated I/O timings. As AQS-CMOS 
logic synchronizes logic transitions with the rising or falling edges of the power 
clock, a truly complemented clock signal is not available in this case. A single phase 
clock is used instead and the tri-state inverter is modified to have all the clocking 
transistors in PMOS or NMOS. This generates a problem for an active-low 
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evaluation latch, when latching an logic high input, node A is at the output logic low 
level plus one threshold voltage because the transistor MP3> cuts off when the 
voltage at node A drops below its threshold voltage. The solution is to add a 
discharge transistor MN2 at node A, clocked by a complemented clock {CLKM) 
with specially designed duty cycle. It provides an alternative discharge path during 
the latching phase. A similar case happens in the active-high evaluation latch, which 
requires an additional CLKS clocked pull-up transistor, as shown in Fig 2.8. The 
clocking signals {CLKM and CLKS) for the flip-flop can be easily generated from 
a ring oscillator. A D flip-flop is built by cascading an active-low evaluation latch 
with an active-high evaluation latch, as shown in Fig. 2.8. The simulated timing 
diagram indicates the signal takes a few power-clock cycles to propagate throughout 
the gates inside the flip-flop, so that the flip-flop should be clocked at least ten times 
lower than the power clock for correct operation. With a 13.56MHz power clock, the 
system clock is limited to around IMHz, which provides enough throughputs for 
smart card / RFID applications. 
The Chinese University o f Hong Kong ~ “ ‘ ^ 
Department o f Electronic Engineering 
Adiabatic Smart Card / RFID 
o 
CLKS pwr_clk! pwr_clkl pwr_clk! pwr_clk[ 
•y J pwr_clk2 T y pwr_clk2 
g |—-c|r 5/0.5 ， 【 c j r .V0.5 
^ L J H | r 2 A ) . 5 i r 1/0.5 _ _ \ r 2/0.5 _ ^c| f 5/0.5 _ _ | | ~ 1/0.5 
O S/O^ -J^ O.5 J n J J 1 
1 ["2/0.5 If 2/0.5 1 r 2/0.5 • • | f 2A).5 字 
CLKM _ _ T I" _ _ T _ J 
一 3.0 - /Q . ^ 
> L 
w —3.0 从 1 r - p - w ^ f .f^ t I I I I r fc I ntw I III Ami ' ' ' • • i • • • I I . 1 , , 
一 3.0 广 /D . 
^ -3.0 I I I • I I I . . . . 
_ 3.0 广/CLKS ^ 
> 
一 —3.0 I— . . • . 1 _ 
_ 3 0 。： /CLKM 
^ - 3 . 0 WrrTrr^TY^^^ r 
_ 4.0 /CLK 一 叙 
w - 4 . 0 一 . •. .Tl - v T ^ • • . . . I 
/pwr一clk l 
-r ^ 0: / p w r _ c l k 2 
tw — .“….‘.“•••ii_ia^ ti"iiBlMMfiftfif\flflllMftfltftmfLflfytMMiMiftfiAMAMMmAftMmi1HlMilif>VlfiiVIAiiMAmAlJUiflfl>lfilJil"“i^ Ai>t""i“"_"»"_i 
> 0 | B i 1 ( l M M i | l M l M i l l M I M i l l i l M i l ! l i i l M l l i f f f ] | p f p i i | | | | ] p 
一 ‘0 .0 1.0U 2.0U 3.0U • 4 0(J 5.0U 5.0U 7.0u 8 
t ime ( s ) ‘ 
Fig. 2.8 Schematic diagram of a tri-state inverter type D flip-flop based on 
AQS-CMOS logic and simulated timing of the I/O signals 
2.3.3.2. True-Single-Phase-Clock (TSPC) Flip-flop 
A True-Single-Phase-Clock (TSPC) flip-flop based on AQS-CMOS logic has 
been developed as well. It has a similar structure of the static CMOS TSPC flip-flop 
[Mor.1990] and makes use of the same working principle. Fig. 2.9 depicts a basic 
positive edge triggered TSPC flip-flop and the simulated timing behavior. The 
flip-flop consists of only 9 transistors and is controlled by a single phase clock, 
allowing relatively compact and simple sequential logic implementation. Note that 
TSPC flip-flop is a dynamic flip-flop, it holds the state in hold phase by internal 
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nodal capacitances, in spite of feedback network. Therefore, the internal states have 
to be refreshed during each clock cycle and dedicated MOS capacitor is added to the 
internal nodes to increase the hold time of the flip-flop. 
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Fig. 2.9 Schematic diagram of a TSPC positive edge triggered D flip-flop based on 
AQS-CMOS logic and simulated timing of the I/O signals 
Sometimes, there are glitches at the output of the TSPC flip-flop, one can see the 
simulated output {QN) has a glitch at lus in Fig. 2.9. It is because node B cannot 
reach its final stage instantaneously at the rising edge of the clock (Remind that 
AQS-CMOS logic has logic transitions synchronous to the rising or falling edges of 
the power-clock.), these uncertain, intermediate stages appear at output {QN and Q) 
as glitches before reaching the Final state. Therefore, designing sequential logic 
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circuits with such flip-flop needs special caution in the timing constraint, making it 
insensitive to those glitches. 
2.3.4. Layout Techniques 
For more systematic approach to architecture and floorplan design, an 
AQS-CMOS logic standard cell library is built. This allows fast and area efficient 
design of large circuit blocks, using auto-place-and-route function. The library is 
developed on a 0.35 micron, 4-metal, 2-ploy standard CMOS process. The logic cells 
developed in this work is for a 5-6 V(pk-pk) power-clock supply, thus they need to 
use thick-gate transistors with minimum channel length of 0.5 micron. Fig. 2.10 
shows the schematic and layout of an active-low reset clear TSPC D flip-flop cell. 
According to the design rule, thick-gate transistors and n-well diodes require wider 
clearance, so the cell seems less compact compared to a conventional layout. The 
two power-clocks {pwr_clk\ and pwr_clkl) are distributed with the M3 metal 
lines at top and bottom of the cell, respectively. A narrow Ml metal line at the top of 
the cell is to provide a DC biases {vp) for the n-well with very little current flow, 
while a similar metal line at the bottom is for the p-substrate bias (vp— or vn). All 
logic cells are in the same height. For a more compact layout and further reducing 
the coupling between the two power-clocks, the logic cells are placed in such a way 
that inside the power ring, the two power-clock lines are distributed alternatively, 
with a row of logic cells in between. The cell placement structure is shown in Fig. 
2.11. This structure allows the implementation of large scale AQS-CMOS logic 
circuits in an area-efficient way. 
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Fig. 2.10 Schematic diagram and layout of an AQS-CMOS active-low reset clear 
TSPC D flip-flop cell 
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Fig. 2.11 AQS-CMOS logic standard cell placement structure 
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3. Adiabatic RFID 
The development of an adiabatic RFID tag is described in this section. We will 
first introduce the architecture of this tag and the function of each building block, 
followed by a discussion on the circuit design techniques and finally the chip 
implementation, measurement setup and measured results are presented. 
3.1. System Architecture 
The AC-powered feature of an AQS-CMOS logic facilitates a new architecture 
for RFID tag integrated circuit, which can eliminate the full wave rectifier and 
regulator circuits for the AC-to-DC power extraction in conventional design. The 
logic circuits inside the tag are directly powered by the induced RF voltage from the 
antenna coil through a voltage limiter circuit. This architecture offers a direct and 
simple power delivery method, which does not require any complex analog circuits 
such as bandgap reference, high-current full wave rectifier and regulator circuits. 
Therefore, an adiabatic RFID tag consumes less power and uses smaller die area than 
conventional design. 
Fig. 3.1 shows the system architecture of an adiabatic RFID tag, which 
comprises of a voltage limiter, a substrate bias generation circuit, a Power-On-Reset 
circuit, a ring oscillator, an ROM core with control logic and a load modulator. The 
induced AC voltage at the antenna coil directly powers the tag through a voltage 
limiter. The magnitude of the induced AC voltage is a function of the distance 
between the RFID tag and the reader. A voltage limiter is employed to clamp the 
varying induced voltage to a fixed amplitude, which is used to power the adiabatic 
circuits. At power-up, the Power-On-Reset circuit generates a reset signal to wake up 
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the internal circuits and sets an initial state for the sequential logic. The ring 
oscillator, ROM and control logic circuit are implemented in AQS-CMOS logic. 
Basic AQS-CMOS logic design techniques have been developed and reported in 
[Chan 1997, Mak2000]. The ring oscillator provides a system clock for the sequential 
control logic. A dynamic ROM stores a unique ID code, which is mask programmed 
during fabrication. When the tag gets activated, the ROM content is read out serially, 
synchronized to the system clock, and passed to the load modulator. By changing the 
input impedance of the antenna and hence modulating the RF carrier, the modulator 
transmits the ID code to reader as an Amplitude Shift Keying (ASK) signal. By the 
effect of magnetic coupling, this ASK single can be sensed at the reader side. 
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V Limiter ~ h Generation Ckt 
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Fig. 3.1 System architecture of the adiabatic RFID tag 
3.2. Circuit Design 
The circuit design techniques of each building block are discussed one by one in 
the following subsections. In some cases, simulated results are provided for more 
detailed elaboration. 
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3.2.1. Voltage Limiter 
The AC voltage induced at the tag antenna coil is varying in magnitude as a 
function of the distance between the tag and the reader antenna. The closer distance 
between the tag and the reader antenna, the stronger the induced RF voltage at the 
tag antenna coil. The voltage limiter aims to clamp the varying RF carrier voltage 
induced at the antenna coil to a fixed amplitude. The voltage limiter is simply a 
double-clamping diode circuit at each coil terminal, as shown in Fig. 3.2. 
Considering the upper side, the two diode chains ( Z ) l - D 4 and D5-DS) 
connected in opposite direction form a clamping network. The n-well diodes are used 
here and have a forward voltage of around 0.7V. During the positive cycle, the output 
voltage is limited to approximately +3V which is equal to the voltage drop of 4 
forward biased diodes. The diode chain ( D 1 - D 4 ) conducts and the other diode 
chain { D 5 - D S ) cuts off. Thus the maximum output voltage is clamped at +3V. For 
the negative cycle of the induced voltage, the minimum output voltage is clamped at 
-3 V，at which the diode chain (D\-D4) cuts off and the other diode chain { D 5 - D S ) 
conducts. Therefore, the output voltage {pwr _clk\) has a fixed amplitude of around 
士3V, as depicted in Fig 3.3. The bottom half of the circuit generates pwr_clk2 
which is exactly 180 degrees out of phase compared to the pwr_clk\. These two 
signals are used to power the adiabatic circuits. 
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Fig. 3.3 Simulated results of the voltage limiter 
The resistors R\ and R2 limit the current flowing from the antenna coil, 
which depends on the current consumption of the internal circuits. Assuming that the 
tag can operate at a minimum induced voltage of 7V(pk-pk), delivering a 274uA(rms) 
current at each antenna coil, the resistors (R1 and R2) are set to 1250 ohm. The 
calculation is shown in Eq. (3.1). 
( 7 2 7 4 妹 则 = 1 2 5 0 0/7/77 (3.1) 
2 - V 2 
When the induced voltage gets so large that the induced current saturates the 
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conducting diodes (exceeds the saturation current of the diode), the clamping effect 
no longer exists and the output just follows the input. Experimental results reveal that 
the clamping network implemented in 0.35 micron CMOS process allows a 
maximum induced voltage input of lOV(pk-pk). Note that, for the 64-bits RFID tag 
currently developed, the current consumption of the internal adiabatic logic circuits 
is only around lOuA(rms), thus we have a very large design margin. Besides, it is 
important to balance the loading on the in-phase and anti-phase power-clocks, 
otherwise the induced voltage and current at the two antenna coils would be 
different. 
3.2.2. Substrate Bias Generation Circuit 
In CMOS technology, PMOS and NMOS transistors require a DC positive and a 
negative substrate (bulk) bias voltage, respectively. For AQS-CMOS logic energized 
with an AC power-clock, the substrate bias of PMOS transistors should be at or 
above the positive peak voltage of the power-clock (+3V in our design), while the 
substrate bias of NMOS transistors should be at or below the negative peak voltage 
of the power-clock (-3V). As shown in Fig. 3.2，voltage doubler circuit technique is 
used to generate these two substrate bias voltages {vp and vn) from the induced 
voltage at the antenna. Assuming that the tag operates with an induced voltage of 
7-10V(pk-pk), the generated substrate bias voltages vary with the magnitude of the 
induced voltage. The generated vp and vn are at +5.8V and -5.8V respectively for 
a 7V(pk-pk) induced voltage, while vp and vn are at +8.3V and -8.3V for a 
lOV(pk-pk) induced voltage. Fig 3.4 gives the simulated results of a 7V(pk-pk) 
induced voltage. There is almost no current flow in the substrate, thus, we can use 
very small capacitor for the voltage doubler circuits. The capacitors Cl and Cl 
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are in 3pF and 8pF respectively. In simulation, the substrate bias voltages have a 
ripple of less than lOmV with a leakage current for lOpA. Although the non-zero 
source-bulk voltage (V -^^ ) raises the threshold voltage of transistor by body effect, it 
will not affect the circuit performance because of the high supply voltage swing and 
low operating speed. 
6.0 八P ^ 
H _ — ^ 
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0.0 /vn 
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Fig. 3.4 Simulated results of the substrate bias generation circuit 
3.2.3. Ring Oscillator 
By making use of the delay characteristic of cascaded gates powered by the 
same power-clock, a ring oscillator based on AQS-CMOS logic is developed. Note 
that when AQS-CMOS cascaded gates are powered by the same power-clock, there 
is a latency of half power-clock cycle to each cascaded stage. The gate looks like to 
have an exact propagation delay of half power-clock cycle and constitutes a delay 
cell in the ring oscillator. Compared to the RC delay based ring oscillator, this 
technique can provide a method of clock generation, which is referenced to the 
power-clock and independent of process variations if the total delay is smaller than 
one cycle of the power-clock. A ring oscillator, consisting of 87 AQS-CMOS 
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inverters is used to generate a system clock of 200kHz. To balance the loadings on 
the two power-clocks, every five successive gates is tied to the in-phase and 
anti-phase power-clocks alternatively, as depicted in Fig. 3.5, Multi-phase clock 
signals are available at different nodes within the ring and used to generate the 
control signals for ROM data access. The simulated multi-phase clock signals are 
also included in Fig. 3.5. 
At the beginning of every data transmission (packet), a synchronization bit 
pattern, 8 bits of alterative 1 and 0 as an example, is sent at first. The Phase-Locked 
Loop (PLL) of the reader makes use of this bit pattern to synchronize the clock, 
which is used for retiming of the data from the tag. This synchronization technique is 
commonly used for RFID systems. 
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Fig. 3.5 Schematic diagram of the ring oscillator based on AQS-CMOS logic and 
simulated results of the multi-phase clock signals generated 
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3.2.4. ROM and Control Logic 
A dynamic NOR-based ROM core is developed with AQS-CMOS logic. A read 
cycle consists of a precharge phase and an evaluation phase. This makes the ROM 
core only have dynamic power consumption at a cost of more complex control 
signals. The availability of multi-phase clocks from the ring oscillator facilitate the 
generation of such complex control signals. The ROM requires a two-phase read 
cycle. This dynamic ROM is only suitable for low speed applications, such as RFID. 
The ROM is designed for serial data read out. The block diagram of a 8x8 bits ROM 
core with control logic is shown in Fig. 3.6. Two barrel shifters are used to provide 
the column and row control signals for serial data read out. All shifters and control 
logic are designed with AQS-CMOS logic and flip-flops. The schematic diagram of 
the ROM core is depicted in Fig. 3.7. The ROM core is hardwired with a bit pattern 
in hexadecimal notation 'AA-8B-94-55-77-74-98-CC'. Each cell transistor stores a 
bit value of 0 or 1 either, by connecting the drain to the output node or not. A bit ‘0, 
is represented by a short, while a b i t ' 1' corresponds to an open. 
Consider a read cycle of the dynamic ROM core. The output node is precharged 
first. With appropriate signaling of the column and row shifters, a memory cell in the 
ROM core is accessed, by enabling the corresponding NMOS cell transistor. In case 
of a bit '0, stored in the memory cell, since the enabled cell transistor is connected to 
the output node, the charges at output node are discharged and hence a bit '0' is read. 
For a bit T stored in the cell, the unconnected cell transistor would not discharge the 
output node, thus a b i t ' 1 ' is read. 
At power-up, upon the reset signal from Power-On Reset circuit, the first bit of 
the row and column shifters are set, so that the first row and column are enabled. The 
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first data is read out and passed to the load modulator. Subsequent clock acts on the 
row shifter and the content of next row within the current column is read out. When a 
whole column is read, by clocking the column shift register, the following column is 
enabled and read out. Therefore, the content of the memory matrix is read out 
sequentially in the following order CSORSO，CSORS\，..…CS7RS6 and 
CSIRSI. Fig. 3.8 shows the timing of the control signals and read-out data for the 
dynamic ROM. Just for an illustration, only the first 16 bits read-out signals are 
showed in Fig. 3.8. 
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Fig. 3.6 Block diagram of a 8x8 bits dynamic ROM core with control logic 
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Fig. 3.7 Schematic diagram of a 8x8 bits dynamic ROM core based on AQS-CMOS 
logic 
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Fig. 3.8 Simulation results of the dynamic ROM core. From top to bottom: Row 
Select signals (RS0-RS7), Column Select signals (CS0-CS7), Precharge signal (PUP), 
Read-out data (DATA) and a clock signal (CLKd4). 
The Chinese University o f Hong Kong ~ “ ‘ ^ 
Department o f Electronic Engineering 
Adiabatic Smart Card / RFID 
3.2.5. Load Modulator 
As shown in Fig. 3.9, a simple resistive load modulation technique is adopted in 
this design. The circuit consists of two diodes (D\ and D2) and a resistor ( R \ ) and 
a switching transistor (MN\). Upon a logic high data, the switching transistor is on 
and the circuit effectively acts as a full wave rectifier. The top diode conducts current 
and the bottom diode is reversed biased in the positive cycle of the RF carrier, and 
vice versa in the negative cycle of RF carrier. While a logic low data is present, the 
switching transistor is off and no current flows in the load modulator. In this way, the 
modulator effectively changes input impedance of the antenna according to the ID 
code and transmits the code to reader by ASK modulation on the RF carrier. The 
A S K modulation depth can be scaled by the resistor R\. 
> D1 > R 1 
> F I M N I 
( 去 50/0.5 
V D2 
Crft! 
Fig. 3.9 Schematic diagram of the load modulator 
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3.2.6. Experimental Results 
A 64-bits RFID tag test chip is designed and fabricated with 
Austriamicrosystems 0.35 micron standard CMOS process. The AQS-CMOS logic 
circuits operate with a power-clock of 6V(pk-pk), thus, thick gate transistors are 
employed in this design, which has a minimum channel length of 0.5 micron. Fig. 
3.10 is a micrograph of the 64-bits RFID tag integrated circuit (IC). Each functional 
block is illustrated on the micrograph. The tag IC including three pads has a chip area 
of 0.23 mm-square (380 urn x 600um in dimension). The IC is housed in a DIP-48 
package, assembled with a double-side printed center-tapped antenna coil, to form a 
complete RFID tag. Fig. 3.11 shows a tag with a credit card size antenna and the 
following measurements are conducted with this tag. 
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Fig. 3.10 Micrograph of the 64-bits adiabatic RFID tag IC 
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Pig 3.11 An adiabatic RFID tag in DIP-48 package, with a credit card size antenna 
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Fig. 3.12 Measurement setup for readout the RFID tag 
The Chinese University o f Hong Kong ~ “ ‘ ^ 
Department o f Electronic Engineering 
Adiabatic Smart Card / RFID 
The functional test setup of the RFID tag is shown in Fig. 3.12. A 13.56MHz 
smart card reader is used to generate an un-modulated magnetic field at its antenna, 
with controllable field strength. By placing the tag over the reader antenna, the tag is 
activated in the field and sends the ID code by modulating the RF carrier. The 
waveforms at the tag antenna terminals are probed by an oscilloscope. The 
instruments used in the setup are listed in Table 3.1. 
During measurements, we found a mistake in the layout. The inputs of the 
substrate bias generation circuit ( vp and vn ) are wrongly routed to the 
power-clocks, instead of the antenna terminals. This makes the tag unable to generate 
the p-substrate bias. Initially the p-substrate bias is at OV. As shown in Fig. 3.13, 
n-well junction of D1 is forward biased in the negative cycle of pwr_clk2 and 
shorts the node to ground. Thus, the pwr_clk2 signal becomes a half-rectified 
signal without the negative cycle, and the voltage doubler cannot generate a negative 
p-substrate bias voltage {vn) from this signal. In this case, the tag will never start up. 
To cope with this problem, we have to apply an external p-substrate bias to the test 
chip. This fault will not affect the performance of the test chip. The correct schematic 
diagram is shown in Fig. 3.2. 
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Fig. 3.13 A routing error in the substrate bias generation circuit causes startup fault 
of the RFID tag 
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Instrument Model 
13.56MHz Smart Card Reader Mcropross Class 185 
Oscilloscope LeCroy WaveRunner 6100 
DC Power Supply HP E3611A 
Table. 3.1 Instruments used in the measurement setup of the 64-bits adiabatic RFID 
tag 
Fig. 3.14 gives the measured waveforms of the induced voltage at the tag 
antenna coil and the ASK signal presenting the ID code, notated in hexadecimal, 
from the tag. The code is exactly the one stored in the ROM core inside the tag. 
Moreover, the 64-bits ID code takes a time period of 325.4us to read, which means 
that the data rate and the system clock of the tag IC are equal to 197kHz. It is close to 
the simulation value of 200kHz. This shows that the ring oscillator functions properly. 
The ASK signal has a 200mV modulation depth for a 9V(pk-pk) RF carrier. The 
operating range of the tag is up to 3cm upon a magnetic field strength of 2.4A/m 
generated at reader antenna. Note that the operating range highly depends on the 
geometry and resonance frequency of both the tag and reader antennas. 
Table 3.2 gives the power consumption of the tag at different induced RF carrier 
voltage at the antenna coil. In fact the power extracted from the antenna coil is 
partially dissipated in the current limiting resistors of the voltage limiter (i.e. R\ 
and R2 in Fig. 3.2) and the internal adiabatic logic circuits. Simulation tells that the 
adiabatic logic core inside the 64-bits RFID tag only consumes 20uW of power, the 
rest is dissipated in the diode chains of the voltage limiter. There is substantial 
headroom to facilitate more processing power, such as encryption engine or encoder, 
in the tag. 
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Fig. 3.14 Measured waveforms of the ASK signal presenting the ID code, notated in 
hexadecimal, and the induced voltage at the tag antenna coil 
Induced Induced Power Extracted Power Available for 
Voltagei Current! from the Antenna the Adiabatic Logic 
7V(pk-pk) 548uA(rms) 1.36mW 1.16mW 
lOV(pk-pk) 2.06mA(rms) 7.28m W 4.37m W 
1 • The voltage is measured at one antenna terminal, reference to the center-tapped ground. 
2. The currents in both in-phase and anti-phase antenna terminals are taken account. 
Table. 3.2 Power consumption of the tag at different induced RF carrier voltage at 
the antenna coil 
Fig. 3.15 further shows the measured waveforms of the in-phase and anti-phase 
RF voltages induced at each antenna terminal. The equal amplitudes imply that both 
in-phase and anti-phase power-clocks have equal loadings. 
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Fig. 3.15 Measured waveforms of the in-phase and anti-phase RF voltages induced 
at each antenna terminal 
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4. Adiabatic Smart Card 
We have presented an adiabatic RFID tag in previous section, which only 
supports one-way tag-to-reader communication. Based on that design, an adiabatic 
smart card supporting half-duplex operations can be developed, by adding a receiver 
front-end circuit. The two-way communication allows handshaking communication 
protocol implementation for more secure data transfer. In the following subsections, 
the additional receiver front-end circuit is discussed and experimental results are 
provided as well. 
4.1. System Architecture 
Fig. 4.1 shows the system architecture of an adiabatic smart card. It makes use of 
the same circuits for power-clock extraction, substrate bias and load modulation, 
adopted from the adiabatic RFID tag. Additional circuits, including the ASK 
demodulator and clock recovery circuit, provide the function of receiving data from 
the reader. Throughout the two-way communication, the passive smart card is 
powered by and communicates with the reader via magnetic coupling between the 
two antennas. In the reader-to-card link, the reader transmits data by ASK 
modulation on the RF carrier. The ASK demodulator inside the smart card 
demodulates the data from the RF carrier. A clock recovery circuit is employed to 
recover the clock from the RF carrier, synchronous to the data being transmitted. The 
clock is used for retiming the data from the reader and clocking all the internal digital 
circuits. Then the base-band digital circuits process the received data and send back 
the response (data) to the reader by load modulation. 
The front-end circuits of the adiabatic smart card are built compliant with the 
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ISO/IEC 14443 Type B standard. ISO/IEC 14443 Type B [ISO 14443] is an 
international contactless smart card standard, which operates at a carrier frequency of 
13.56MHz and supports half-duplex communication at a data rate of 106kbps. The 
reader-to-card link is by Amplitude Shift Keying (ASK) modulation with a 10% 
modulation index on the carrier, and the card-to-reader link is by Binary Phase Shift 
Keying (BPSK) modulation on a sub-carrier frequency of 847.5kHz. 
As EEPROM cannot be powered by the AC power-clock and there is a lack of 
the AC-to-DC power conversion circuits, EEPROM cannot be integrated in the 
adiabatic smart card. A hardwired ROM becomes the only choice of storage elements 
for the adiabatic smart card. 
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( Limiter Generation Ckt 
V Clock Recovery | Power-on Reset 
f Circuit n I : 
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Fig. 4.1 System architecture of the adiabatic smart card 
The Chinese University o f Hong Kong ~ “ ‘ ^ 
Department o f Electronic Engineering 
Adiabatic Smart Card / RFID 
4.2. Circuit Design 
The ASK demodulator and clock recovery circuit is discussed briefly in this 
subsection. The other circuit blocks have been addressed in previous section. 
4.2.1. ASK Demodulator 
Fig. 4.2 depicts an ASK demodulator circuit that comprises of a full wave 
rectifier (FWR) envelope detector, a low pass filter, a high pass filter, and a Schmitt 
trigger. As the FWR is only used for data detection, the transistor size is quite small. 
The main advantage of using a FWR envelope detector is that the frequency of the 
RF carrier is doubled, which reduces the value of the capacitor of the low pass filter 
by half. Conventional design uses a simple RC low pass filter to remove the RF 
carrier, and the typical size of the capacitor is very large at around lOOpF. In this 
design, we use a peak detector that comprises MPS ’ MP6，R\, and Cl to serve 
as a low pass filter. This approach can reduce the capacitor value from lOOpF to 3pF. 
The peak detector diode consists of two series connected diodes {MPS and MP6 )， 
with the extra diode used to reduce the output DC voltage of the detector and reduce 
the current flow in the resistor R\. The peak detector charges the capacitor Cl to 
the peak voltage when the data is high. When the data is low, the diodes turn off and 
the capacitor Cl discharges through the resistor R\ in approximately 130 ns, 
which is approximately equal to two RF cycles. A simulated peak detector output is 
shown on the second graph in Fig. 4.3. Note that the RF carrier has been removed 
from the envelope detector circuit. The first graph of Fig. 4.3 is a 7V(pk-pk) ASK 
signal. A high pass filter comprising Cl and MN2 is used to level shift the DC 
output of the peak detector to zero, as shown in the third graph of Fig. 4.3. Note that 
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the output of the high pass filter requires about 30us to become stable, which is the 
time required to charge the capacitor CI . This time delay has no significant effect 
on the operation of the smart card. A conventional smart card requires more than 
30us to charge up the capacitor of the international regulator. The final stage of the 
data extraction circuit is a conventional Schmitt trigger with a threshold level of 土 
0.3V, which is powered at vp and vn. The simulated output of the Schmitt trigger 
is shown in the fourth graph of Fig. 4.3. The output signal level is restored to 士2.8V， 
which is needed to drive the adiabatic circuits. The time constant of the high pass 
filter and the threshold level of the Schmitt trigger guarantee correct operation from 
7V(pk-pk) to 14V(pk-pk) input ASK signal. 
Moreover, this circuit provides an alternative solution for the load modulator. In 
the card-to-reader link, the output data (datajnod) drives the transistor MN\，which 
shorts the resistor R2 to ground to change the load capacitance and the resonant 
frequency. The changed resonant frequency is coupled back to the card reader and 
demodulated to recover the output data. 
j j vshift 
vrec venv datajnod vp i v 
H ~ > rH > r ^ I > - , P � MP1-MP6: 80/0.5 ^ ‘ ^ ‘ ‘ ~ n ‘ n ^ data 
M P 1 ' 5 h H ^ ' MP5 MP6 Cl^：； 20pF I Schmitt 
J Mpil ^ 20KQ < 3pF I J MNl MN2 S Trigger 
r ^ 50 /0 .35 0 . _ is biased in 
r / 2 ^ r n L T M p ； * linear region, as a 
r <7 small-signal resistor. 
I _ _ ) * * “ ~ 、 V • 、 V ‘ 
Low Pass Filter High Pass Filter 
Fig. 4.2 Schematic diagram of the ASK demodulator 
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> 1.0 . 
•5 0 i： /vshifl 
T . . r^ . r - ~ I - . 
-1.0 [ — . — — • . , ： [. 
^ ^ /vdalo 
丄以 • ^ ‘―— • - • I . - -. • —.- . 
‘ I > - 丨 i I •w ； 
, _ _ _ _ _ _ , I __ J 
0.00 40.au 60.0U 60.0ii le 
time ( s ) 
Fig. 4.3 Simulation results of the ASK demodulator with 7V(pk-pk) induced 
voltage. From top to bottom: the 7Vpk-pk 13.56MHz ASK signal, the peak detector 
output signal, the DC-shifted envelope signal and the output of Schmitt trigger. 
4.2.2. Clock Recovery Circuit 
The clock recovery circuit is the most difficult part to design. Conventional 
architecture uses a very simple clock recovery circuit. The 13.56MHz RF carrier is 
divided by 128 to recover the 106kHz clock signal. However, we can not use this 
simple approach for the adiabatic architecture because we use the 13.56MHz carrier 
as the supply voltage. There is no internal DC supply in the new design, thus, we 
cannot adopt conventional techniques, such as divider and Phase-Locked Loop 
(PLL). 
A block diagram of the clock recovery circuit is shown in Fig. 4.4. An ASK 
demodulator retains the 106kbps data from the ASK signal. The 106kbps data is fed 
into an adiabatic pulse generator that comprises of an adiabatic inverter delay line 
and an adiabatic exclusive-or gate as illustrated in Fig. 4.5. The pulse generator 
produces a 106kHz pulse train, synchronous to the input data. The pulse signal is 
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injected into an adiabatic ring oscillator, which has a free running frequency around 
lOOkHz. The injected signal forces the ring oscillator to oscillate and lock to the 
frequency and phase of the injected signal [Beg.2003]. So the 106kHz clock for data 
retiming can be recovered by this injection-locking approach. 
A schematic of the ring oscillator used in the clock recovery circuit is shown in 
Fig. 4.6. We use 81 stages ring oscillator which has a free running frequency of 
approximately lOOkHz. The simulated results of the clock recovery circuit are shown 
in Fig. 4.7. The top waveform is the 13.56MHz carrier used as the AC supply voltage. 
The second waveform is the lOOkHz free running frequency of the ring oscillator. 
The third waveform is the 106kHz injected signal and the last waveform is the 
injection-locked output of the ring oscillator. The injection-locked output is changed 
from lOOkHz to 106kHz. 
The injection-locked oscillator operates like a PLL. The oscillator remains 
in-lock even if the injected signal is missing. The simulation results in Fig. 5.8 
illustrate this point. The injected signal is turn off for 8 cycles and the oscillator 
remains lock. A Type B standard data format is eight bits long with start and stop bit 
at each end. Fig. 4.8 simulates the worst case condition where the data is either all Os 
or Is. 
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Demodulated Signal 
13.56MHz Carrier 106Kbps 
. ^ 
ft 1(1 nn n ~ ~ 
ASK ——^ 
一 Demodulator 
vllv VVVV VvVV 
Pulse Signal 
106KHZ 
Recovered Clock — 1 _ | _ _ [ _ 1 _ 
106KHZ 
-I PI _ Ring ^ Pulse ^ 
_ U U U L Oscillator Generator 




——r— > > - > > - ^ XOR 
I I K y ^ j j u J L 
Fig. 4.5 Block diagram of the pulse generator 
pwr_clkl pwr_clk2 pwr_clkl 
兄 Total • 
Injected J J 81 S t ages I Recovered 
Signal n U n U �� H L Clock 
- - ^ 兄 去 ， E 去 
Fig. 4.6 Schematic diagram of the adiabatic ring oscillator used in the clock 
recovery circuit 
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5 0 ”： /free一run 
； 3 , 0 ‘ 
0 , 0 r I I , I • I I • I • • • I . ？ . • I I , , , , , , 1 I , , ' - L -
500m ”： 
；200m . 
-100m ' I > ' i * > T 1 • L 1 . , , < , , . , . I • , . . . > . L— 
g 0 n; /locked 
； 3.0 
0.0 r I , . . . . . ' . . 1 I . . . I , , ! * , , , . , • 
0.0 10U 20U 30U 4-1 
time ( s ) 
Fig. 4.7 Simulated results of the adiabatic injection-locked oscillator. From top to 
bottom: the 13.56MHz RF carrier supply, the free-running oscillator output signal, the 
106kHz injected pulse signal and the 106kHz recovered clock signal. 




一 100m . 
- 1 0 0 m I I '• I • 
6 0 • : / locked 
4.0 rq 门 门 门 门 门 门 门 I ( ！ 门 门 门 
己 2 . 0 . 
_ — — I ' � — —•J —-I — —. _ _ — . — L 
0.0 L I I 
0 , 0 0 20.0U 40.0U 60.0U 80.0U 100U 12 time ( s ) 
Fig. 4.8 Simulated results of the adiabatic injection-locked oscillator, where the 
8-bit packet contains all Os. Top: the injected pulse signal, Bottom: the recovered 
clock signal 
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4.3. Experimental Results 
A test chip of an adiabatic smart card receiver front-end circuit is designed and 
fabricated with Austriamicrosystems 0.35 micron standard CMOS process. Similar to 
the adiabatic RFID tag, thick gate transistors are employed in this design. Fig. 4.9 is 
a micrograph of the test chip. Each circuit block is illustrated on the micrograph. The 
other unspecified circuits are the test structures of diodes, voltage limiter, etc. The 
test chip is housed in a PGA64 package and a PCB test board is developed for 
measurements. Fig. 4.10 shows the PCB test board. 
The functionalities of the receiver front-end circuit is verified in a conductive 
test setup. An arbitrary signal generator is employed to generate the required 
ASK-encoded 13.56MHz RF signal with controllable voltage amplitude as the input 
to the test circuit. An oscilloscope is used to measure the outputs. Furthermore, DC 
power supplies are required for the DC substrate biases of the test chip and the 
DC-powered output buffers. Because the outputs of the internal circuit cannot drive 
the high capacitive loading of the probe, we have placed additional output buffers at 
the tests nodes. The instruments used in the setup are listed in Table 4.1. 
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IITMHB 
• i i i m Q 
I I f S I I B H i m i i i ! ! ^ 
A S K I n j e c t i o n - l o c k i n g \ 
D e m o d u l a t o r R i n g O s c i l l a t o r P u l s e G c n c r a l o r 
Fig. 4.9 Micrograph of the test chip of the adiabatic smart card receiver 
front-end circuits 
^HWi 
m n i i m i ^ i i i ^ i i i i P 
Fig. 4.10 PCB test board of the adiabatic smart card receiver front-end circuits 
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Instrument Model 
Arbitrary Signal Generator LeCroy LW420A 
Oscilloscope LeCroy WaveRunner 6100 
DC Power Supply HP E3611A 
Table. 4.1 Instruments used in the measurement setup of the adiabatic smart card 
receiver front-end circuits 
An ASK-encoded RF signal is fed to the test circuit and the demodulated data is 
available at the output, as shown in Fig. 4.11. The encoded data is a bit pattern of 
'1011-1101-0000-0000'. The result shows that the demodulator is able to treat with 
common dataset and even the null packet containing all bits o f ' 0 ' . 
________ ——— -一. — r™ — Tan . 
I 剛 : f & l - M l : 
1 ill U I " " - . t - • » 卜 - t - t~一 t — + I - 1—-1 - 5 i - 4- ^ ‘ ” ： — ^ ‘ 卜.-•. 吻 
B B 
• - • - . 
j b h i i k l l l M i • 
R — ——L " • [ r r r R ^ 
讓腳 . ' m a M I — M l plmebasa On^ltrlggef (fa 
HHDQXSuj ^ HuIiSttSi HH^BEHSSG gg^HjCQX 
i^lSEuZiW IsESIi^BS! 
^ ^ ^ ^ ^ B u S ^ ^ ^ ^ B m I M X1= 75 964 ys flX= 75 516 MS 
Q H ^ ^ ^ Q i m B E I D X2= 151 480 ys 1/ax= 13 2422 kHz 
LeCroy 7n8/2006 1;32 59PM 
Fig. 4.11 Measured waveforms of the ASK demodulator. Top: the ASK-encoded RF 
signal, Bottom: the demodulated output 
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The integrated load modulator mentioned in Section 4.2.1 is verified with the 
same coupling measurement method for the adiabatic RFID tag. By probing the RF 
voltage induced at a test antenna coil in proximity, the encoded data from the load 
modulator can be seen in the form of an ASK modulated signal. Fig 4.12 shows the 
measured waveforms of the ASK modulated RF carrier coupled at a test antenna coil. 
The overlay capture shows the zoom-in of the ASK signal on the RF carrier, which 
the underlay shows a full amplitude RF carrier. There is a modulation depth of 50mV 
in a 9V(pk-pk) RF signal. The modulation depth can be scaled by the value of the 
resistor R2 in Fig. 4.2. 
mm 咖 lyi^ l^llliyi 
I ! • • I m i I n n 
- . . _ , — - ‘ 
【二睡 • • I I I • ! • mm 
L i _ j j a i a 
^ M M � • 8/2/2006 6 46 26 PM 
• • • • • • • • • i • 'fimaSi^ -…Tpimiqfl-er—•_ 
• B K O IM:巧、巧 _.瞧,1 胁,ssxzss 
LeCrOV W2/200$ 6 18 32 PM 
Fig. 4.12 Measured waveforms of the load modulator integrated in the ASK 
demodulator. Top: the RF carrier and Bottom: the input data of the load modulator, 
in both captures. The overlay capture shows the zoom-in view of the ASK signal on 
the RF carrier. 
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For the injection-locked clock recovery circuit, the pulse generator is examined 
first. Fig 4.13 shows the measured waveforms of the pulse generator. The 
demodulated data from the ASK demodulator is fed into the generator. The generator 
produces an output of pulses at each logic transitions of the input data. The generated 
output is for injection-locked to the demodulated ASK signal. Fig 4.14 shows the 
measured waveforms of the injection-locked ring oscillator. In case of a null packet 
containing 8 successive bits of '0，，the ring oscillator still can produce a synchronous 
clock in the interval of missing pulses and keep in-lock again once the pulse signal 
reappears. This proves that the clock recovery circuit is able to generate a 
synchronous clock signal for data retiming. 
• m m m m m m m 
- - - . . - - . 〜 “ ^ ^ . 一 … . . . . 
‘ 
I—. • n^A 一 — 
^ , . \~ 
1 
^ ^ ^ ^ I -f-1- * i »• • - i ： ： ： .+“ I .-r- -r- —* . t - • , , 
Vr - . - - - — � — . 1 I -
」丨| I L—. I JI: I- I 1| 丨 
• • • • • • • H M H M I M H S P i i l frimebase -<8.0 psj [Trigger gH 
•HESZJSD HKCiZIiM) H B C S E ^ WiMEIiili Q H ^ H E E ^ I S I S K S S I 
LeCrOV 1/2006 6 01:17 PM 
Fig. 4.13 Measured waveforms of the pulse generator used in the clock 
recovery circuit. From top to bottom: the in-phase power-clock, the out-phase 
power-clock, the input data and the pulse signal generated. 
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Fig. 4.14 Measured waveforms of the injection-locked ring oscillator, in case 
of a null packet containing all Os. From top to bottom: the output clock signal of the 
oscillator, the injected pulse signal. 
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The internal adiabatic circuits consume very little power which cannot be 
measured by our instrument because of limited resolution. We can only present the 
simulated power consumption. Table 4.2 lists the chip area and the simulated power 
consumption of the major circuit blocks. 
Simulated Power 
Circuit Block Chip Area 
Consumption 
ASK Demodulator 230um x 280um 370uW 
Ring Oscillator 480um x 390um 24.1 uW 
Pulse Generator 65um x 90um 0.62uW 
Table. 4.2 Chip are and power consumption of the adiabatic smart card receiver 
front-end circuits 
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5. Conclusion 
In this work, the following circuit design techniques are newly developed for the 
• adiabatic smart card / RFID applications. 
1. Tri-state inverter type flip-flop based on AQS-CMOS logic, with a specific 
clocking scheme 
2. True Single Phase Clock (TSPC) flip-flop based on AQS-CMOS logic 
3. A fixed-frequency ring oscillator that makes use of the delay characteristic of 
cascaded AQS-CMOS gates powered by the same power-clock 
4. A dynamic NOR-based ROM based on AQS-CMOS logic 
A Read-only RFID tag based on AQS-CMOS logic is developed. The 
AC-powering feature of adiabatic logic leads to a unique smart card /RFID 
architecture, resulting in small chip size and low power consumption. A 64-bits RFID 
tag test chip has been fabricated in a 0.35 micron CMOS process and a functional 
measurement is conducted. It demonstrates the technical feasibility of such RFID tag 
design based on adiabatic logic. Our developed RFID tag is only 0.23 mm-square in 
size, just equal to the size of the analog circuits in existing commercial products. For 
example, Philips I-CODE 512-bits RFID tag [ICODE] has a chip size of 0.45 
mm-square (740 urn x 620um in dimension) and the analog circuits including the full 
wave rectifier, regulator and bandgap reference already occupy half of the chip area. 
Based on the same architecture, an adiabatic smart card supporting half-duplex 
communication is introduced. A test chip of the receiver front-end circuits, including 
the ASK demodulator and the clock recovery circuit, is designed and fabricated in 
the same CMOS process. The results show that an adiabatic smart card can be 
realized with the additional receiver front-end circuits. 
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Two international conference papers on the developed adiabatic smart card / 
RFID have been published, listed below. 
1. "Adiabatic Smart Card" in the 2006 IEEE Asia Pacific Conference on Circuits 
and Systems (APCCAS 2006) 
2. "A 13.56 MHz Adiabatic Smart Card / RFID" in the 7-th International 
Conference on ASIC (ASICON 2007) 
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6. Future Works 
Another interesting perspective is to investigate the development of adiabatic 
RFID tag using organic transistor technology [Paul2003, Ryo2004]. As the electrical 
characteristics of organic transistor are poor compared with conventional silicon 
devices, high performance analog circuits cannot be implemented. As a result, only 
simple digital circuits can be implemented with organic transistors. The adiabatic 
RFID presented here, possessing simpler architecture and circuitry, seems to be a 
good approach to develop the RFID tag using organic transistors. 
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